

United States Patent and Trademark Office

Address:	COMMISSIONER FOR PATENTS
	P.O. Box 1450
	Alexandria, Virginia 22313-1450
	uniay tiento gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/083,533	02/27/2002	Hiroshi Hashimoto	020244	6400
38834	7590 11/21/2005		EXAM	INER
	IAN, HATTORI, DANI	LE, THAO X		
1250 CONN	ECTICUT AVENUE, NW			
SUITE 700			ART UNIT	PAPER NUMBER
WASHINGT	DN, DC 20036		2814	
			DATE MAILED: 11/21/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
Office Action Summers	10/083,533	HASHIMOTO ET AL.				
Office Action Summary	Examiner	Art Unit				
	Thao X. Le	2814				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1) Responsive to communication(s) filed on 02 f	<i>May</i> 2005.					
2a) ☐ This action is FINAL . 2b) ☑ Thi	s action is non-final.					
3) Since this application is in condition for allows	•	•				
closed in accordance with the practice under	Ex parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.				
Disposition of Claims						
4)⊠ Claim(s) <u>1-4,6-10 and 12-40</u> is/are pending in	the application.					
4a) Of the above claim(s) 16-39 is/are withdra	wn from consideration.					
5) Claim(s) is/are allowed.						
6) Claim(s) <u>1-4,6-10,12-15 and 40</u> is/are rejected	d.	•				
7) Claim(s) is/are objected to.	or election requirement					
8) Claim(s) are subject to restriction and/	or election requirement.					
Application Papers						
9) The specification is objected to by the Examin						
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the E						
Priority under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment(s)	_					
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary Paper No(s)/Mail D					
Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date	C	Patent Application (PTO-152)				

Application/Control Number: 10/083,533 Page 2

Art Unit: 2814

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 14 Oct. 2005 has been entered.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to

Art Unit: 2814

consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

4. Claims 1-4, 7, 9-10, 12, 14 and 40 rejected under 35 U.S.C. 103(a) as being unpatentable over US 6544845 to Yoo et al. in view of US 6294430 to Fastow et al.

Regarding claims 1. You discloses a semiconductor integrated circuit (IC) device in fig. 13, comprising: a substrate 500, column 7 line 62, a nonvolatile memory device (a) formed in a memory cell region of substrate 500 and having a multilayer gate electrode structure comprising a tunnel insulating film 502A, column 8 line 13, covering substrate 500 and floating gate electrode 504A, column 8 line 13, formed on the tunnel insulating film 504A and having a side wall surfaces covered with a protection insulating film formed of an oxide 562, col. 9 line 30; a semiconductor device (b) formed in a device region of substrate 500, the semiconductor device comprising a gate insulating film 503A, col. 8 line 48, covering substrate 500 and gate electrode 508B, fig. 11 column 8 line 47, formed on the gate insulating film 503A; wherein the bird's beak structure 518, col. 9 line 4, is formed at an interface of the tunnel insulating film 502A and the floating gate electrode 504A, the bird's beak structure 518 penetrating into the floating gate electrode 504A along the interface from the sidewall faces of the floating gate electrode 504A, the gate insulating film 503A is interposed between substrate 500 and the gate electrode 508B have a substantially uniform thickness at the region under the gate electrode, fig. 13, wherein the bird's beak structure is a oxide film, column 3 line 55.

But, Yoo does not discloses a semiconductor device wherein the protective insulating film continuously covers sidewall faces and a top surface of

the multilayer gate electrode structure; and wherein the protective insulating film covers the multilayer gate electrode uniformly.

However, Fastow discloses a semiconductor device in fig. 3G comprising a bird's beak (334), a tunnel oxide, a floating gate 308, a ONO dielectric 310, a control gate 312 and a protective insulating film 314/332 continuously covers sidewall faces and a top surface of the multilayer gate electrode structure; and wherein the protective insulating film covers the multilayer gate electrode uniformly. At the time the invention was made; it would have been obvious to one of ordinary skill in the art to use the protective insulating film 314/332 teaching of Fastow with Yoo's device, because it would have reduces the number of oxides traps in the bird's beak region of the tunnel oxide thus improving the reliability of the floating gate memory device as taught by Fastow in col. 1 lines 10-15.

The process limitations "the thermal", "the bird's beak structure under floating gate electrode is formed simultaneously with the formation of protection insulating film" or 'is formed from the same thermal oxide film as the protective insulating film' in claim 1, does not carry weight in a claim drawn to structure. The process limitations do not create a distinctive or different structure from the Yoo and Fastow's device. In re Thorpe, 277 USPQ 964 (Fed. Cir. 1985).

Regarding claims 2-3, 12, Yoo discloses the IC device wherein the multiplayer gate electrode structure further comprises an insulating film 506A, column 8 line 12, formed on the floating gate electrode 504A and a control gate electrode 508A, column 8

Art Unit: 2814

line 12, formed on the insulating film 506A, wherein each of the gate electrode 508B and control gate electrode 508A comprises doped polysilicon, column 8 line 5.

Regarding claims 4, 7, 10 and 14, Yoo discloses the IC device wherein the oxide film 562 connects the bird's beak structure 518, fig. 13, wherein the IC device having the tunnel oxide 502A.

Regarding claim 9, Yoo discloses a semiconductor integrated circuit device in fig. 13 comprising: a substrate 500, a nonvolatile memory device (a) formed in a memory cell region of said substrate 500, the nonvolatile memory device comprising: a first active region 532, fig. 13, covered with a tunnel insulating film 502A, fig. 13, formed next to the first active region 523 and covered with an insulating film 502A, a control gate 508A formed of an embedded diffusion region formed in the first active region; a first gate electrode 504A extending on the tunnel insulating film 502A in the first active region 523 and forming a bridge between the first and second active regions to be capacitive-coupled via the insulating film 502A to the embedded diffusion region in the first active region 523, the first gate electrode 504A having sidewall faces thereof covered with a protection insulating film formed of a oxide film 562; and a diffusion region 532 formed on each of sides of the first gate electrode 504A in the first active region; and a semiconductor device (b) formed in a device region of substrate 500, the semiconductor device (b) comprising a gate insulating film 503A covering substrate 500 and a second gate electrode 508B formed on the gate insulating film 503A, fig. 13, wherein a bird's beak structure 518 is formed of oxide film at an interface of the tunnel insulating film 502A and the first gate electrode 504A, the bird's beak structure 518

penetrating into the first gate electrode 504A along the interface of the first gate electrode 504A; the gate insulating film 503A is interposed between said substrate 500 and the second gate electrode 508B to have a substantially uniform thickness at the region under the gate electrode, fig. 13, wherein the bird's beak structure is a oxide film, column 3 line 55.

Page 6

But, Yoo does not discloses a semiconductor device comprising a second active region formed next to the first active region and wherein the protective insulating film continuously covers sidewall faces and a top surface of the multilayer gate electrode structure; and wherein the protective insulating film covers the multilayer gate electrode uniformly.

However, Fastow discloses a semiconductor device in fig. 3G comprising a first active region n and n+ (double diffused regions), fig. 1 and fig. 3G, a bird's beak (334), a tunnel oxide, a floating gate 308, a ONO dielectric 310, a control gate 312 and a protective insulating film 314/332 continuously covers sidewall faces and a top surface of the multilayer gate electrode structure; and wherein the protective insulating film covers the multilayer gate electrode uniformly. At the time the invention was made; it would have been obvious to one of ordinary skill in the art to use the double diffused regions and protective insulating film 314/332 teaching of Fastow with Yoo's device, because it would have created an EEPROM device reducing the number of oxides traps in the bird's beak region of the tunnel oxide thus improving the reliability of the floating gate memory device as taught by Fastow in col. 1 lines 10-15.

Application/Control Number: 10/083,533 Page 7

Art Unit: 2814

The process limitations "the thermal", "the bird's beak structure under floating gate electrode is formed <u>simultaneously</u> with the formation of protection insulating film" or 'is formed from the same thermal oxide film as the protective insulating film', in claim 1, does not carry weight in a claim drawn to structure. The process limitations do not create a distinctive or different structure from the Yoo and Fastow's device. In re Thorpe, 277 USPQ 964 (Fed. Cir. 1985).

- 5. Regarding claim 40, as discussed in the above claims 1-4, and 12, the combination of Yoo and Fastow disclose all the limitations of claim 40.
- 6. Claims 6, 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over US 6544845 to Yoo et al. and US 6294430 to Fastow et al. as applied to claims 1 and 9 above and further in view of US 6406959 to Prall et all.

Regarding claims 6, 13, Yoo does not expressly disclose the semiconductor IC device wherein a SOI substrate is employed as substrate.

However, Prall reference discloses a flash memory device wherein the substrate 11 can be either silicon or SOI, column 4 line 15. At the time of the invention was made; it would have been obvious to one of ordinary skill in the art to replace the silicon substrate of Yoo with either Si or SOI substrate teaching of Prall, because such substrate substitution would have been considered a mere substitution of art-recognized equivalent values.

7. Claims 8 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over US 6544845 to Yoo et al. and US 6294430 to Fastow et al. as applied to claims 1 and 9 above and further in view of Applicant Admitted Prior Art (APA)

Application/Control Number: 10/083,533 Page 8

Art Unit: 2814

Regarding to claims 8 and 15, Yoo does not discloses the tunnel insulating film is a nitride oxide film.

However, APA discloses the IC device having the tunnel oxide 12, spec. page 2 or nitride, page 4. At the time of the invention was made; it would have been obvious to one of ordinary skill in the art to use the tunnel insulating material teaching of APA in the Yoo's device, because such material substitution would have been considered a mere substitution of art-recognized equivalent values.

Conclusion

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thao X. Le whose telephone number is (571) 272-1708. The examiner can normally be reached on M-F from 8:00 AM - 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael M. Fahmy can be reached on (571) 272 -1705. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/083,533

Art Unit: 2814

Page 9

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Thao X. Le

Patent Examiner

08 Oct. 2005